Partitioned Global Address Space (PGAS) programming models offer a shared address space model that simplifies programming while exposing data thread locality to enhance performance. This facilitates the development of programming models that can deliver both productivity and performance. The PGAS conference is the premier forum to present and discuss ideas and research developments in the area of: PGAS models, languages, compilers, runtimes, applications and tools, PGAS architectures and hardware features. Topics of interest include, but are not limited to:

- **Applications.** New applications that are uniquely enabled by the PGAS model, existing applications and effective application development practices for PGAS codes.
- **Performance.** Analysis of application performance over various programming models.
- **Developments in Programming Models and Languages.** PGAS models, language extensions, and hybrid models to address emerging architectures, such as multicore, hybrid, heterogeneous, SIMD and reconfigurable architectures.
- **Tools, Compilers, and Implementations.** Integrated Development Environments, performance analysis tools, and debuggers. Compiler optimizations for PGAS languages, low level libraries, memory consistency models. Hardware support for PGAS languages, performance studies and insights, productivity studies, and language interoperability.
- **Architectures.** System Architectures, Networks, and Memory Architectures designed to enhance and enable PGAS programming models.
The PGAS Programming Models Conference is dedicated to the presentation and discussion of research work in this field. Papers should report on original research, and should include enough background material to make them accessible to the entire PGAS research community. Papers describing experiences should indicate how they illustrate general principles; papers about parallel programming foundations should indicate how they relate to practice.

Submissions
We are using EasyChair to manage submissions. The link to submit papers will be added to the conference home page in the near future.

Important Dates

- Submission due: July 6th
- Authors Notification: August 10th
- Camera-ready papers due: August 17th

Conference Chairs
- Tarek El-Ghazawi, George Washington University, General Chair
- Dhabaleswar K. (DK) Panda, The Ohio State University, Program Chair

Steering Committee
- Bill Carlson, Institute for Defense Analyses
- Tarek El-Ghazawi, The George Washington University
- Lauren Smith, U.S. Government
- Kathy Yelick, University of California at Berkeley and LBNL

Program Committee Members
- Gheorge Almasi, IBM TJ Watson
- Bill Carlson, Institute of Defense Analysis
- Brad Chamberlain, Cray Inc
- Tarek El-Ghazawi, The George Washington University
• Salvatore Filippone, Università di Roma "Tor Vergata", Italy
• Michael Garland, NVIDIA
• Khaled Hamidouche, The Ohio State University
• Jeff Hammond, Intel Labs
• Paul Hargove, Lawrence Berkeley National Laboratory
• Khaled Ibrahim, Lawrence Berkeley National Laboratory
• Abdullah Kayi, Intel
• Allen Malony, University of Oregon
• Steve Poole, United States Department of Defense
• Mitsuhisa Sato, University of Tsukuba
• Tyler A Simon, Univ. of Maryland
• Lauren Smith, U. S. Government
• Sayantan Sur, Intel
• Guangming Tan, ICT, Chinese Academy of Sciences, China
• Abhinav Vishnu, Pacific Northwest National Laboratory
• Michèle Weiland, EPCC, The University of Edinburgh, UK
• Yili Zheng, Lawrence Berkeley National Laboratory